An investigation of the electrical properties of the SiON/n-Si interface is presented for applications in MOS and/or optical devices. The SiON films were deposited onto n-type Si substrates by CVD using different [O]/[N] ratios. Subsequent metallization led to the creation of metal-oxidesemiconductor (MOS) devices and electrical characterization took place in order to identify their electrical properties. Electrical measurements included current-voltage, capacitance-conductance-voltage (C-G-V ) measurements and admittance spectroscopy, allowing the determination of the interface state density, the traps time constant and their distribution. Post-deposition annealing was also used and the annealed samples were subjected to the same investigation. The interface state density was found to lie between 1.74 × 10 12 eV −1 cm 2 and 1.72 × 10 11 eV −1 cm −2 and the post-deposition annealing reduced these values.
Introduction
In recent years, oxynitride films are being examined as potential materials in replacing SiO 2 in metal-oxidesemiconductor (MOS) devices [1] [2] [3] [4] [5] . Their main advantages are low density of surface states, high dielectric permittivity and the fact that the band energy of SiON can be adjusted between 5 eV and 9 eV depending on the [O]/[N] ratio, which give rise to potential application for heterostructures. The study of silicon oxynitride (SiO x N y ) films continues to be very important also in optical applications. While ultrathin films are required for ULSI technology, thick SiO x N y films are used to make optical devices such as low-pass, high-pass and band pass filters, thermal control coatings as well as optical communication waveguides. The SiON films due to their high dielectric constant could also be considered for use as cladding insulators in ac thin film electroluminescence devices (ACTFEL) [6] which are important in the field of flat panel display technology. Although the ACTFEL devices are mainly constructed by the deposition on glass substrates, a small group of such devices requires the deposition onto Si substrates, thus the examination of the electronic properties of the interface is important and it was one of the initiatives of the present work.
A very important requirement for the insulator film is the low density of interface states. In particular, for SiON the improved I-V and C-V characteristics reported so far are directly ascribed to the role of nitrogen [7] [8] [9] [10] [11] . It is known that nitridation of thin SiO 2 films decreases interface state generation [12] [13] [14] , and results in reduced low-field leakage current and boron diffusion from the substrate. All these results have been reported for films developed by rf magnetron sputtering and/or subsequent nitridation using NO or N 2 O gases [10] [11] [12] [13] [14] [15] . In the present case the SiON films were developed by CVD directly onto n-type Si substrates. Such films have potential applications in both optical and microelectronic MOS devices and the Si/SiON interface is a crucial part of the proposed devices [15, 16] . In the present work an examination of the interface for films made under certain deposition conditions is presented.
Experimental details
The films were deposited by plasma enhanced chemical vapour deposition (PECVD) under the conditions appearing in table 1. Four series of samples were developed. The substrates used were 4 inch wafers of n-Si (100) with a resistivity of 6-9 cm. During deposition, the pressure was kept at 10 mTorr, the plasma power at 400 W and the substrate temperature was kept at 400
• C. A gas mixture of SiH 4 -NH 3 was used, inserted inside an Ar + -plasma-containing chamber. After deposition, some of the samples were subjected to annealing at 700
• C for 1 h in an Ar atmosphere. Subsequent evaporation of Al at the back of the Si substrate and rapid thermal annealing (RTA) by the use of a flash lamp inserted in the metallization chamber created the back ohmic electrodes. Evaporation of 1 mm diameter Al dots through a metal mask covering the whole of the SiON top film, inside an oil-free chamber, was used to create the top electrodes. Thus, metaloxide-semiconductor (MOS) devices were constructed.
Electrical measurements were performed using a probe station located inside a metal box to provide insulation from electromagnetic interference. Capacitance and conductance (C-G-V ) and admittance measurements were made via a computer-controlled HP4284A LCR meter at frequencies ranging from 20 Hz to 1 MHz and a test signal of 50 mV rms . Current-voltage (I-V ) characteristics were measured using a Keithley 230 voltage source together with a 617 electrometer. All measurements thereafter were corrected for series resistance and leakage.
Results and discussion
Admittance spectroscopy can identify both bulk and interface defects when used on MOS devices, and in particular when the diodes are biased in depletion and a superimposed ac signal is applied across the diode terminals [17] . The conductance technique involves point by point determination of the density of states throughout the depletion region. The admittance of an MOS device is measured by a bridge across the diode terminals. The only contribution to the conductance comes from the interface states. Series resistance and bulk states can affect the conductance but these parameters can be countered. Measuring the conductance versus frequency (G p /ω) for many different points in the depletion yields a G p /ω versus ω curve. By fitting theoretical curves produced by different models, the density of interface states D it and their dynamic behaviour can be obtained. Subsequent measurement of the parallel conductance versus the frequency of the applied voltage for certain dc biases in depletion and suitable modelling provides the density of interface states. At the same time the interface trap lifetime, referred also as time constant, τ can be obtained. In the present case, a continuum of states was considered and was used to fit the experimental data. Therefore, the equation describing the measured parallel conductance (G p ) as a function of frequency (ω) of the applied signal was [17] 
where ω is the angular frequency of the signal and τ is the time constant of the states, and since C it = qD it the calculation of the density of states is straightforward. In order to identify the depletion regions of the devices, the capacitance-voltage (C-V ) and conductance-voltage (G-V ) characteristics were first measured simultaneously using the LCR meter.
In addition, the density of interface states can be derived by the Hill-Coleman method [18] . According to this method, D it can be calculated by using the following formula:
where A is the area of the device, ω is the angular frequency, G m max is the maximum measured conductance value, C ox is the capacitance in the accumulation area and C m is the capacitance value, which corresponds to the G m max value. Figure 1 depicts the C-G-V characteristics of one of the samples. The leakage current never exceeded a value N Konofaos and E K Evangelou Admittance spectroscopy data were also collected for the four samples and analysed in order to calculate both the density of states and the time constant of the traps. Figure 2 depicts the G p versus log ω curves for a bias in depletion for one sample and the correspondent fit. The calculated values of D it and τ are tabulated in table 2, together with the values calculated by the Hill-Coleman method. The densities of states found were not high enough to pin the Fermi level of the Si substrate. This is verified by the very good behaviour of the C-G-V curves, where the three distinct regimes of accumulation-depletioninversion are clearly observed. Figure 3 depicts a set of G p versus log ω curves for different biases in depletion. The curves show a shift with bias with reference to the position of the frequency peak and also a variation of the peak size with reference to the G p /ω axis. These are clear indications that the traps are distributed uniformly inside the silicon gap. This is further verified by the data depicted in figure 4 , where the density of states as a function of the applied bias appears for one of the samples. Figure 3 . A set of G p /ω versus ω curves for sample S4 for different biases in depletion. A small contribution of bulk defects is shown in the lower frequency area, while the shift of the curves with frequency and the variation of the peak height are clear. The same distribution was achieved for all the samples. Each of the applied biases corresponds to a position inside the silicon gap. As the applied bias is increased, the energy is moved upwards towards the Fermi level (which is the boundary for the depletion area) and thus into an area with less interface traps.
From the results presented above, the density of interface states calculated for the different samples had values below an upper limit of 10 14 eV −1 cm −2 which would prevent any device formation by pinning the Fermi level at the interface. The presence of nitrogen was found to create different interface states density in each case and this parameter appears to be the dominant one at the trap formation.
However, the values are similar or slightly higher when compared to reported values for films deposited by other methods [13] [14] [15] [16] . The values of the order of 10 11 eV
were achieved for as-deposited films in [13] [14] [15] [16] . One possible explanation for this difference is the fact that PECVD is a method where the use of plasma creates highly energetic particles which hit the substrate surface during growth resulting in a defect creation that gives rise to an increase in the density of interface states. Another important issue is the degradation of D it after annealing. In general, the value of D it is expected to decrease as the annealing temperature rises due to a possible diffuse of N atoms leading to a 'repair' of some of the dangling N-bonds [16] . This reduction is necessary if high-quality devices are required.
Conclusions
The CVD process produced insulating SiON films and their suitability for use in electronic devices was examined. The electrical properties of the films are comparable to those reported for sputtered films [13] [14] [15] [16] . The general performance is that of good insulators suitable for MOS device applications. However, the electrical measurements of the constructed MOS devices show the presence of interface traps. Since these traps can act as defects and degrade the device performance, an examination of the trap properties is needed. Using the techniques described above, the density of these states can be calculated exactly and their effects can also be recognized. Compared to recently published results [15] , the films show comparable values of the density of interface states (D it ). Values of the order of 10 12 eV −1 cm −2 are generally considered 'high' for the creation of effective MOS devices when high performance is required and need to be reduced. Subsequent annealing might be a way to do so since as it is shown here, the calculated values for the annealed samples show a reducing tendency of the D it and further work is required in order to achieve values as low as 10 10 eV −1 cm −2 . If these values are to be achieved, the films will become suitable for use in both MOS and optical (ACTFEL) devices with high performance. This examination needs to account for the deposition process and in particular the use of plasma. The present films can be used for such devices since they exhibit good insulating behaviour and the values of the density of states are not high enough to pin the silicon Fermi level and disrupt the device function but the expected performance is affected by the presence of the traps.
Further work involves a detailed investigation of the fixed and bulk charges and their effect on the device performance. This involves structural characterization in detail together with more electrical measurements. This procedure is currently in progress.
